Abstract x is only ready at t=5 since there’s where the first Instruction finishes Can be countered with simple Pipeline Stall or more complex Operand Forwarding