Abstract
- Allow CPU to start the next Instruction without the current Instruction to finish, since Pipeline Stages are independent of each other on a hardware-level
- However, certain combinations of Instruction back to back can create Read-After-Write(RAW) Hazard